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A comparative analysis of metal-oxide-semiconductor MOS capacitors by capacitance-voltage C-V and
current-voltage I-V characteristics has been employed to characterize the thickness variations of the oxide on
different length scales. Ultralarge area 1 cm2 ultrathin 5 nm oxide MOS capacitors have been fabricated
to investigate their functionality and the variations in oxide thickness, with the use as future electron emission
devices as the goal. I-V characteristics show very low leakage current and excellent agreement to the Fowler-
Nordheim expression for the current density. Oxide thicknesses have been extracted by fitting a model based on
Fermi-Dirac statistics to the C-V characteristics. By plotting I-V characteristics in a Fowler plot, a measure of
the thickness of the oxide can be extracted from the tunnel current. These apparent thicknesses show a high
degree of correlation to thicknesses extracted from C-V characteristics on the same MOS capacitors, but are
systematically lower in value. This offset between the thicknesses obtained by C-V characteristics and I-V
characteristics is explained by an inherent variation of the oxide thickness. Comparison of MOS capacitors
with different oxide areas ranging from 1 cm2 to 10 m2, using the slope from Fowler-Nordheim plots of the
I-V characteristics as a measure of the oxide thickness, points toward two length scales of oxide thickness
variations being 1 cm and 10 m, respectively.
DOI: 10.1103/PhysRevB.76.155315 PACS numbers: 73.40.Qv, 73.43.Jn, 77.22.Jp, 85.45.Db
I. INTRODUCTION
Solid-state low energy electron emitters have a variety of
potential application in science and technology. Several of
such potential applications require inexpensive electron
emitters.1 Free electrons can be obtained by heating a fila-
ment and extracting electrons with a high voltage extractor.
In many applications, the use of such a filament is a problem
due to its size, the heat evolved, outgassing,2 or the light
emitted. It has been a goal for decades to be able to substitute
these traditional electron sources with inexpensive compact
silicon-based cold-cathode emitters.
Most on-chip electron emitters available today are based
on the field effect type emitter structure. The field effect
emitter has to be operated in vacuum, since it cannot with-
stand operation at high pressure due to the high fields in-
volved. Another approach to achieve a semiconductor elec-
tron emitter is by using a metal-oxide-semiconductor MOS
structure with an ultrathin oxide acting as a tunnel barrier.3–5
Oxide film thicknesses on the nanometer scale allow elec-
trons to tunnel from the semiconductor substrate into the top
metal film. Applying a voltage larger than the work function
of the metal film across such a structure will lead to electrons
being emitted into vacuum3,6,7 if the gate metal film is suffi-
ciently thin. These devices work at low voltages 10 V,
low temperatures, and have a nearly pressure-independent
emission.8 The drawback compared to the field emitter is the
low emission current density.
In order to increase the emission current, the area of the
thin oxide forming the tunnel barrier must be enlarged. The
great challenge of implementing MOS structures as electron
emitters lies in the fabrication process, since it is extremely
difficult to produce an ultrathin oxide film which is still elec-
trically insulating and nearly defect-free over an ultralarge
area, e.g., 1 cm2. When scaling up the oxide area, the num-
ber of statistical defects leading to electric breakdown of the
oxide increases dramatically,9 which leads to a high probabil-
ity of having a significant fraction of nonfunctional devices.
This underlines the necessity of having a means to charac-
terize large area oxides if these devices are to be successfully
implemented in electronic devices.
The variation of oxide thickness is of great importance to
large area electron emitters for several reasons. One reason is
the breakdown of the oxide being of the weakest-link
nature.9 The number of weak points due to spots of thin
oxide will scale with the area and, therefore, be more impor-
tant the larger the oxide area is since breakdown in one of
these weak spots is enough to render the whole oxide use-
less. Another reason is the exponential dependence of the
tunneling current on the thickness. The average thickness of
the device is, in this way, very important for the absolute
brightness of the emission from the device. Furthermore, a
variation in thickness will lead to “hot” and “cold” spots in
the electron emission being a nuisance in applications where
an even distribution of electrons is needed on a certain length
scale.
Two possible, unique applications for MOS electron emit-
ters are in electronic catalysis and hot electron emission li-
thography HEEL.10 It has previously been proposed by
Gadzuk11–14 that hot electrons injected from the substrate
into the gate in metal-insulator-metal tunnel devices, and
thus similar MOS based devices, can be used to enhance
surface reactivity on the surface of the ultrathin gate metal.
This phenomenon has been investigated experimentally by
several groups.15–19 In HEEL, a MOS electron emitter is
used as a combined electron source and mask to illuminate
an electron sensitive polymer resist.10 The patterning is
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achieved by forming the tunnel oxide or gate metal as a 1:1
mapping of the pattern to be transferred to the substrate. In
this way, electron beam lithography can be combined with
the massive parallelism known from standard UV lithogra-
phy.
The MOS capacitor, being one of the most important
components in very large scale integration technology as the
heart in the field effect transistor FET, has received a con-
siderable amount of attention in the literature.20 With regard
to FET technology, the thickness variations of the oxide in
the MOS structure are important in relation to fluctuations in
threshold voltages and electrical breakdown of the oxide,
leading to excessive power consumption21 and possible mal-
function. The oxide thickness variations have been character-
ized on a microscopic length scale by transmission electron
microscope,22 atomic force microscope,22–24 and scanning
tunneling microscope22,25 measurements. These types of
measurements yield valuable information on the micrometer
length scale, which is relevant, for example, in FETs, but
they do not give the full picture for large area MOS devices,
where also longer length scales of variations in the oxide
thickness might be important.
Our work is devoted to electronically promoted chemical
phenomena, and the devices presented here have been devel-
oped to be a platform for delivering hot electrons to a metal
surface from within. In this work, we report on the results of
the characterization of ultralarge area 1 cm2 MOS devices
with ultrathin tunnel oxides by I-V and C-V characteristics.
Insights into the oxide thickness variations across these large
devices are extracted from a comparative analysis of ob-
tained C-V and I-V characteristics, and are reported here.
Breakdown statistics23,26–28 are, besides oxide thickness
variations, one of the most important characteristics for ul-
tralarge area MOS electron emitters employed in technologi-
cal applications, but perhaps not as crucial in our future work
of studying electronically promoted chemical phenomena.
For this reason, we have not devoted serious attention to this
aspect, even though we recognize its extreme importance in
other applications.
II. EXPERIMENT
A. Fabrication of ultralarge area ultrathin
metal-oxide-semiconductor capacitors
The MOS capacitors presented in this paper are fabricated
in the cleanroom facilities at Danchip at the Technical Uni-
versity of Denmark. The wafers used are silicon wafers, fab-
ricated by Okmetic, heavily doped with antimony 3
1018 cm−3, resulting in a resistivity of 0.025  cm. A
thick oxide of 750 nm is grown by wet thermal oxidation at
1000 °C to serve as an underlayer for a contact pad for elec-
trical measurement purposes. A wet-etch mask is formed by
standard photolithography, and the thick oxide is etched back
to the substrate in a standard buffered hydrofluoric acid so-
lution to form the areas for the ultrathin tunnel oxide SiO2.
The wafers are etched for 9 min continuously, and then in-
spected for a hydrophobic surface. If this has not been
achieved, the wafers are etched in steps of 30 s until a hy-
drophobic Si surface is observed. It is critical to avoid
overetching due to the risk of increasing the surface
roughness.29
The resist is stripped and a standard RCA cleaning
procedure30 is performed. An ultrathin SiO2 tunnel barrier is
grown thermally in a dedicated ultraclean three-zone drive-in
furnace at 800 °C in 1 atm of O2 for 40 min, with a flow of
6 SLM SLM denotes standard liters per minute. The oxide
growth is followed by a 20 min anneal in 1 atm N2 at
800 °C, with a flow of 6 SLM. Ti/Au 10/100 nm gate
electrodes are deposited using electron-beam physical vapor
deposition PVD, where Ti serves as a wetting layer. Finally,
the native oxide is stripped from the backside of the wafer
using a 5% HF solution, and a Ti/Au 10/100 nm backside
electrode is deposited using electron-beam PVD.
B. Measurements of the capacitance and current
Due to the large capacitance 0.6 F in combination
with a high tunneling current of the fabricated MOS capaci-
tors, a special technique for measuring the capacitance-
voltage C-V characteristics is adopted. The technique is
designed to measure large capacitances and correct for cur-
rent from parallel conductance due to tunneling. The capaci-
tance is measured by the use of a switched analog integrator
Fig. 1.
The capacitance of a MOS capacitor can be obtained by
applying a signal of the form shown in Fig. 2. For each
voltage step in the C-V characteristics, a square voltage sig-
nal is applied to the MOS capacitor. The reason for using a
square signal instead of a simple step is to be able to correct
for the current signal due to tunneling electrons.
The voltage versus time signal on the integrator increases
or decreases in steps when the MOS capacitor is charged or
discharged as a consequence of the applied square voltage
signal. In between each charging or discharging step, the
integrator signal changes at a constant rate due to the current
passing through the MOS capacitor tunneling or leakage
current. The voltages V0, V1, V2, and V4 are measured since
there is no decaying charging or discharging current at these
points which would otherwise influence the measurement.
The signal from a constant current and charging or discharg-
ing of the MOS capacitor can be separated using the follow-
ing procedure: V0 is used as the reference zero, and V1 is
subtracted from V4 to obtain V3. The signal due to the ca-
pacitance of the MOS capacitor, VC, is V2−V3. From this
voltage difference, the MOS capacitance is calculated as
CMOS =
V2 − V3Cref
V
, 1
where Cref is the capacitance of the reference capacitor in the
integrator and V is the height of the square voltage signal.
The current through the oxide of the MOS capacitor and any
other leakage currents in the system during t are propor-
tional to VT=V3−V1:
THOMSEN et al. PHYSICAL REVIEW B 76, 155315 2007
155315-2
IMOS =
V3 − V1Cref
t
, 2
where t is the duration of the applied voltage pulse. In
practice, the current is determined by integration of the cur-
rent for a period of between 100 s and 1 s at a constant
voltage for better accuracy. Here, the current can be made up
of any physical or electronic phenomena in the system such
as oxide tunnel current, oxide leakage current, noise induced
current, and amplifier bias current.
C. Instrumentation
The bias voltage was generated using a National Instru-
ments PCIe-6259 DAQ card, where the current output was
enhanced with a TI BUF634T high speed buffer enabling a
maximum current of 250 mA continuously. The MOS ca-
pacitors were contacted using Accuprobe Z-adjustable probes
with gold plated Be and/or Cu tips. The voltage output was
measured at the output pin of the TI BUF634T to account for
offset and nonunity gain.
The instrument has seven reference capacitors, each cov-
ering one decade 4.7 pF–47 F, switched using standard
reed relays. This combined with the variation of the integra-
tion time results in a theoretical dynamic range of 14 de-
cades. In practice, this is limited to 11 decades due to the
current limitation of the output amplifier 250 mA and the
noise level of the instrument picoamperes.
I-V characteristics were also measured using a Keithley
485 ampere meter with a dynamical range from
0.1 pA to 2 mA.
D. Extraction of the oxide thickness
From the C-V characteristics, the oxide capacitance is ex-
tracted from the total capacitance of the MOS capacitor by
fitting it to the exact solution to Poisson’s equation for the
system using Fermi-Dirac statistics for the electrons in the
semiconductor. It is important to use Fermi-Dirac statistics
for this system due to the high dopant concentration in the
silicon wafers used and due to the very high surface field.
Using Boltzmann instead of Fermi-Dirac statistics typically
returned 1 Å higher values for the thickness of the oxides.
Since the C-V characteristics are obtained at high frequency,
interface traps are neglected in the extraction of the oxide
thickness. The model assumes spatially constant dopant im-
purity concentration, and interface traps and minority carrier
capacitances are neglected. This model, known as the
McNutt-Sah-Walstra algorithm, has earlier been used as the
benchmark for five other C-V oxide thickness extraction al-
gorithms by Walstra and Sah.31 In addition to fitting the
thickness, we also allow for a variation in the dopant con-
centration to circumvent any misleading changes in the oxide
thickness from variations in dopant concentration, which
could give rise to changes in the semiconductor capacitance
in series with the oxide capacitance.
The oxide thickness is calculated from the oxide capaci-
tance as32
FIG. 1. Diagram of the analog integrator used to measure the
C-V characteristics presented in this paper. The MOS capacitor un-
der test is modeled as a capacitance C in parallel with a conduc-
tance G. The operational amplifier stores the charge flowing to and
from the MOS capacitor on the reference capacitor Cref. The switch
S is used to reset the integrator before each measurement point.
Vbias is the bias voltage applied to the MOS capacitor and Vout is the
readout voltage of the integrator used to calculate the capacitance
and current.
FIG. 2. A sketch of the applied square voltage signal which
makes the MOS capacitor charge and discharge, and above, the
resulting signal on the integrator. The MOS capacitor is equivalent
to a capacitor in parallel with a conductor. The signal on the inte-
grator can be divided into two parts: fast decaying charging and/or
discharging signals from the capacitance, and constant increasing
signals due to the current flowing through the MOS capacitor. By
measuring the voltages V0, V1, V2, and V4, the current and capaci-
tance of the MOS capacitor can be obtained as explained in the text.
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Xox =
0oxA
Cox
, 3
where 0 is the permittivity of vacuum, ox is the relative
dielectric constant of the oxide SiO2:3.9, A is the MOS
capacitor area, and Xox is the oxide thickness.
III. RESULTS
The results presented here are measured on MOS capaci-
tors on wafers from a single batch. This means that when
parallel processing was possible, all wafers were processed
in the same run. The MOS capacitors are enumerated accord-
ing to host wafer and position on same, e.g., W24D02, where
W24 is the wafer and D02 is the MOS capacitor.
In Fig. 3, I-V characteristics from MOS capacitors with
oxide areas ranging from 100 m2 to 1 cm2 with an incre-
ment in area of a decade are shown. The current is scaled
with area to show the current density. It is seen that the six
larger devices have similar current densities, while the small-
est device lies a factor of 2–3 lower.
In Fig. 4, the I-V characteristics of a range of different
1 cm2 area MOS capacitors are shown. The MOS capacitors
measured are from four different wafers, but with several
MOS capacitors from each wafer shown. The oxide thick-
ness measured by ellipsommetry on each wafer is shown in
parentheses after each wafer number. The oxide thickness
extracted from C-V characteristics is shown after the number
designating each MOS capacitor. From Fig. 4, it is seen that
the thicknesses extracted from C-V characteristics and the
relative position of the I-V characteristics show systemati-
cally and qualitatively good agreement. There is a variation
in the oxide thickness between different wafers, but also be-
tween different MOS capacitors on the same wafer. Figure 4
shows a variation of typically 5 Å in oxide thickness on
single wafers, and up to 15 Å from wafer to wafer. Variation
in substrate dopant concentration is known to affect oxida-
tion rates,33,34 which can explain variations in oxide thick-
ness.
IV. DISCUSSION
A. Functionality of ultralarge area oxides
With the general motivation for creating ultralarge area,
high current electron emitters in mind, it is important to de-
termine the transport mechanism of the electrons through the
oxide. In order to have electron emission, the electrons must
have an energy equal to or higher than the work function of
the gate metal. This kind of extreme electron heating can
only occur if the electrons are tunneling through the oxide.
To verify the tunnel nature of the electron transport through
the oxide, the higher bias part 3.4 V of the I-V charac-
teristics is compared to the Fowler-Nordheim35–37 FN
model for the current density:
JFN = AFox
2 exp− BFox , 4
where Fox is the electric field in the oxide given by Fox
=
Vox
Xox
; A and B are constants given by
A =
e3
162	
mSi

Bmox
and B =
4
3
2mox
e	

B
3/2
, 5
where e is the electron charge, 	 is the reduced Planck’s
constant, mSi is the effective electron mass in silicon, mox is
the effective electron mass in the oxide, and 
B is the barrier
height for electron tunneling, given by the difference be-
tween the Fermi level in the semiconductor and the conduc-
tion band edge of the insulator.
The model can be rewritten so as to yield a mean to lin-
earize the I-V characteristics:
FIG. 3. The current density as a function of gate voltage for
seven MOS devices, with oxide areas ranging from 10−6 to 1 cm2.
The reason for the different voltage range of measurements on dif-
ferent area devices is the dynamical range of the ammeter.
FIG. 4. Measured I-V characteristics of ten devices from four
wafers, all with an oxide area of 1 cm2. The oxide thickness mea-
sured by ellipsommetry measured on each wafer is shown in paren-
theses. There is a spread in the oxide thickness between devices, but
the thickness extracted from C-V measurements agrees qualitatively
well with the relative positions of the I-V characteristics and the
thickness implied therefrom.
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ln JVox2  = lnA − BVox , 6
where A= AXox2 and B=BXox.
The I-V characteristics from Fig. 4 are shown as Fowler
plots, using Eq. 6, in Fig. 5. The I-V characteristics fit the
Fowler-Nordheim model very well above a bias voltage of
3.4 V, which matches well the sum of typical values for
the flatband FB voltage eVFB=Ti−Si4.3 eV−4.1 eV
=0.2 eV and the tunnel barrier height 
B3.2 eV.38
B. Variations in the oxide thickness
A significant variation of the oxide thickness between de-
vices and certainly from wafer to wafer is observed using
C-V characteristics, but also more qualitatively from the I-V
characteristics Fig. 4 and again quantitatively from the
slopes of the Fowler plots in Fig. 5.
From Fig. 4, it can be seen that there is a systematic
relation between the thickness measured by C-V measure-
ments and the apparent thickness in the I-V measurement. In
order to quantify this further, the slopes extracted from the
Fowler plot in Fig. 5 are plotted against the thicknesses de-
rived from the C-V measurements of the same 1 cm2 MOS
capacitors in Fig. 6. From Eq. 6, it is seen that the slope
B is directly proportional to the thickness of the oxide Xox
and would, therefore, be expected to yield a straight line
intercepting the origin 0,0 when plotted against the thick-
nesses extracted from C-V measurements. As seen from Fig.
6, plotting B against the thicknesses extracted from C-V
measurements yields a straight line, but it does not intercept
the origin when extrapolated. The oxide will not be com-
pletely flat, but will have a certain roughness and thickness
variation from fabrication. A roughness or oxide thickness
variation is weighted as 1Xox in the C-V measurement, as seen
from Eq. 3, but weighted as exp−Xox in the I-V measure-
ment, from which B is extracted. As a direct consequence of
those two different nonlinear weighings, the FN slopes B
and the thickness probed by the I-V measurements will ap-
pear thinner than in the corresponding C-V measurements.
From the fact that the I-V measurements give thinner areas
exponentially more weight than areas with relatively thicker
oxide, the offset in Fig. 6 can be explained by a thickness
variation in the oxide. The characteristic length scale of the
thickness variation must be on the order of 1 cm or larger,
since the oxide thickness variations are clearly not averaged
out in measurements on the square 1 cm2 MOS capacitors.
In Fig. 7, the relative offset of the slope extracted from a
Fowler plot is plotted against the nominal area of the devices
for four series of devices. A series contains seven devices
from 1 to 10−6 cm2 in oxide area, situated close to each other
on the same wafer. Since the slope of the Fowler plot is
proportional to the thickness see Eq. 5	 the relative offsets
can be interpreted as relative differences in thickness. From
Fig. 7, it is seen that there is a typical variation in thickness
of 3%, which for a 50–60 Å thick oxide corresponds to
2 Å. The thicknesses of the smallest MOS capacitors
10−6 cm2 are significantly larger than those of the larger
area MOS capacitors.
The larger apparent thickness of the smallest oxide area
MOS capacitors can be understood as a consequence of the
variation in oxide thickness. In the simplest model, the thick-
ness variation with a certain length scale is considered in two
extreme regimes of MOS capacitor oxide areas. In the first
regime, an area of oxide that is far larger than the length
scale of the oxide thickness variation is considered. In this
situation, an I-V measurement samples the entire distribution
of oxide thicknesses, and each is weighted exponentially
with regard to the thickness, and the total current is the sur-
face integral of the current from each part of the thickness
distribution:
FIG. 5. The I-V characteristics from Fig. 4 shown in a Fowler
plot. The data yield straight lines in the Fowler-Nordheim regime
above 3.4 V, corresponding to 0.29 on the inverse voltage axis.
The slope of the Fowler-Nordheim fit should be proportional to the
thickness, as seen from Eq. 6.
FIG. 6. The extracted slope from fits to the Fowler-Nordheim
model B plotted against the oxide thickness extracted from C-V
characteristics on the same devices.
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Itot =
 JFN„Xoxx,y…dA , 7
where Itot is the total current of the MOS capacitor and
JFN(Xoxx ,y) is the Fowler-Nordheim current density of a
part of the oxide, with the thickness Xox situated at x ,y.
The current is integrated over the entire oxide area.
In the opposite extreme, the area of the MOS capacitor is
very small compared to the length scale of the roughness or
thickness variation; in this case, an I-V measurement samples
one thickness of oxide and the I-V measurements for a series
of MOS capacitors yield a distribution of current densities
reflecting the variation in oxide thickness. Due to the expo-
nential weighting by the tunnel current, the thicknesses ex-
tracted from the I-V measurements will be lower than the
arithmetic mean of the distribution of oxide thicknesses
present in the area sampled. Therefore, depending on the
exact nature of the oxide thickness variation distribution,
there will always be a larger probability of finding a larger
than a smaller thickness of the smaller MOS capacitors com-
pared to the larger MOS capacitors.
Taking an oxide thickness variation and an accompanying
characteristic length scale into account make Fig. 7 relatively
straightforward to interpret as expressing variations in oxide
thicknesses with a characteristic length scale being 10 m.
Another explanation for the larger apparent thickness of the
smallest area 100 m2 MOS capacitors could be an edge
effect arising from the fabrication technique, where back
etching of a thick wet oxide to the Si substrate defines the
area of the MOS capacitor as described in Sec. II A. In this
case, one has to remember that the FN slope B is not
directly dependent on the area of the MOS capacitor, but
only indirectly through the integration of the current distri-
bution Eq. 7	.
The fact that the FN slope B is independent of area and
no assumptions of the tunneling parameters, such as barrier
height 
B and effective electron mass in the oxide mox,
have been made makes this method of characterization very
robust.
V. CONCLUSION
MOS devices with ultralarge area 1 cm2 and ultrathin
oxides 5 nm have been fabricated and characterized elec-
trically by C-V and I-V measurements. The oxide thickness
has been extracted from C-V characteristics by fitting to a
model incorporating band bending and Fermi-Dirac statis-
tics. The thicknesses obtained are realistic from an absolute
perspective, by comparing with ellipsommetry, and they
show qualitatively and systematically good agreement with
the I-V characteristics. The thicknesses extracted from C-V
characteristics as well as the I-V characteristics show a sig-
nificant variation in the oxide thickness between MOS ca-
pacitors on the same wafer as well as between wafers. The
spread in thicknesses measured on a single wafer is 5 Å,
while between wafers it is 15 Å. The I-V characteristics of
the MOS capacitors fit the Fowler-Nordheim model well in
the region where the model is applicable, which is a strong
evidence for the tunnel transport mechanism being dominant,
and indicates that the MOS capacitors will work as electron
emitters with a thinner gate metal layer. The I-V characteris-
tics for the 1 cm2 MOS capacitors are comparable to those
with smaller oxide areas 10−1–10−6 cm2. The smallest area
MOS capacitors are significantly different from the others,
which is well explained by the variation of the oxide thick-
ness on a length scale comparable to the side length of these.
The slopes extracted from Fowler plots give a different
method of characterizing the oxide thickness and, when com-
paring several orders of magnitude of area, also a good quan-
titative measure of the oxide thickness variations and the
characteristic length scales of these. For the MOS capacitors
FIG. 7. Slopes B extracted from Fowler plots for four series
of MOS capacitor, each series includes seven MOS capacitors of
increasing area. The left axis shows the absolute value of the slopes,
which are proportional to the oxide thickness. The right axis shows
the relative deviation of each slope compared to the mean of each
series. The error bars express the standard deviation of each slope
value from the linear fit to the data plotted in a Fowler plot, not the
statistical variation in oxide thickness for a particular MOS capaci-
tor area.
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fabricated in this work, two length scales of importance,
namely 10 m and 1 cm, were found. Of course, the
data presented here are just a few samples of statistical phe-
nomena and it is, therefore, not possible to conclude on the
exact nature of the oxide thickness variations. It would be
very interesting to see more elaborate studies of oxide thick-
ness variations using slopes extracted from Fowler plots to
gain information on the thickness variation of ultrathin ox-
ides.
With regards to the motivation for the fabrication of ul-
tralarge area electron emitters and the issues of oxide thick-
ness variation discussed in the Introduction, there might be a
problem with the large variation of thicknesses that is seen
between different and across single large area MOS capaci-
tors, since this can easily lead to a large difference in current
density both between devices and from one side of a device
to the other. These thickness variations might be improved
upon by implementing alternative oxide growth methods and
annealing, or, perhaps, by using alternative insulating mate-
rials for tunnel barriers.
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